In this paper, we present an e cient heuristic algorithm for the layer assignment and via minimization problem for multi-layer gridless IC, PCB, and MCM layout. We introduce the notion of the extended c on ict-continuation ECC graph to represent the multi-layer layer assignment problem. Our algorithm is based on a linear time optimal algorithm that solves a special case of the layer assignment problem when the ECC graph is a tree. For the general layer assignment problem where the ECC graph is not a tree, our algorithm constructs a sequence of induced subtrees in the ECC graph and applies our linear time optimal algorithm to each of the induced subtrees. We have applied this algorithm to the via minimization problem and get very encouraging results. We have achieved 13-16 via reduction on the routing layout generated by V4R router 13 , which is a router known to have low usage of vias. We successfully applied our algorithm to routing examples of over 30,000 wire segments and over 40,000 vias.
Introduction
As VLSI technology advances, interconnection and packaging technology have become bottlenecks in the system performance. For advanced IC design, three to ve routing layers are commonly used to achieve high-performance, highdensity design. Multi-chip module MCM technology was developed to increase packing densities, eliminate packaging level interconnections, and to provide more layers for routing. In both the multi-layer IC and MCM designs, the designer or automatic layout tools may use variable widths and spacings for di erent nets or di erent segments of the same net to optimize the performance and density 15 , which often results in gridless layout.
Because multi-layer gridless routing is a complex threedimensional general area routing problem, it is not easy to incorporate di erent design objectives, such as delay minimization, wire length minimization, via minimization or crosstalk minimization all into a single router and expect it to meet every requirement. Therefore, it is important to perform certain post-layout optimizations e.g., layer assignment to help the router to meet the various design constraints and produce better routing solutions.
Traditionally, the post-layout layer assignment problem is discussed in the context of the via minimization problem for two-layer VLSI routing. There are two approaches for the two-layer via minimization problem: constrained via minimization in which only layer assignments can be changed e.g., 1 -7 and unconstrained via minimization or topological via minimization in which both the routing topology and layer assignments can be changed e.g., 8 -9 . Although two-layer constrained via minimization on the Manhattan plane is polynomial time solvable, multi-layer constrained via minimization is NP-hard 10 12 . Several heuristic algorithms had been developed e.g., 10 -12 . In this paper, we i n troduce the notion of the extended con ict-continuation ECC graph to represent the multilayer layer assignment problem. We propose a linear time optimal algorithm that solves the special case when the ECC graph is a tree. For the general layer assignment problem where the ECC graph is not a tree, our algorithm constructs a sequence of induced subtrees from the ECC graph and applies our linear time optimal algorithm to each induced subtree.
Problem Formulation
Given an existing valid layout, we rst break the layout into wire segments and via candidates. A wire s e gment is a piece of wire assigned to a single layer during the layer assignment. A via candidate corresponding to a possible location in the layout where the wire segments of the same net may connect to each other by a via. We extend the concept of a con ict-continuation graph by Pinter 3 so that it can handle the multi-layer problem properly. In our extended c on ictcontinuation ECC graph, w e h a v e wire vertices and via vertices to represent the corresponding wire segments and via candidates, respectively. 00 00 00 00 00 11 11 11 11 11 00 00 00 00 11 11 11 11 00 00 00 00 00 00 00 00 00 00 00 11 11 11 11 11 11 11 11 11 11 11 00 00 00 00 00 00 00 00 00 00 00 11 11 11 11 11 11 11 11 11 11 11 0 1 00 00 11 11 000 111 00 11 00 11 ments for wire vertices, via vertices also have l a y er assignments. The layer assignment f o r a v ertex is an integer m that encodes a pair of integers ll; l u ; l ll u , indicating that a possible via spans from layer ll to layer lu if ll = lu, no via is used at this location. Note that we can easily represent vias connecting more than one layer stacked vias under this representation. In our ECC graph, a continuation edge between two v ertices exists if it connects a via vertex and a wire vertex of the same net which are adjacent t o e a c h other. A con ict edge exists if the two v ertices it connects can not be assigned to certain layers at the same time. If we h a v e con ict edges eu;v and ew;v, continue edge eu;w, and w as a via vertex, the edge eu;v is redundant and will be removed from the graph, because the constraints set by eu;v is implied by ew;v. Figure 1 shows an example of a layout and the corresponding ECC graph. To demonstrate the representation capability of ECC graph, we make a 3-way wire split and a stacked via in via vertex e. W e also assume segments 7 and 12 are too close to be assigned in the same layer and via vertices c and d are too close to have vias at the same time. These explain the existence of edges e7;b,ef;12 and ec;d. Note that we do not have edge e7;12 which is a redundant edge.
For each v ertex u, w e use a vertex cost array Au m to specify the cost of assigning vertex u to layer m. F or each edge eu;v, w e associate an edge cost matrix Mu;v m; n , which gives the cost for assigning u to layer m and v to layer n at the same time.
Given an ECC graph G = V;E and a layer assignment that assigns each v ertex v into layer v, we compute the cost of as follows.
Mu;v u; v Our goal for the layer assignment problem is to nd a layer assignment with the minimum cost, i.e., COST COST for any .
For the via minimization problem, the cost comes from the via count and the penalty o f l a y er assignment that causes the design rule violations. The vertex cost Au for each via vertex u is the via count on that vertex. Any forbidden layer assignment of an edge or vertex will be assigned a cost MAXto the corresponding entry in the vertex or edge cost, where MAXi s a n umber larger than the total cost of any feasible layer assignment.
Optimal Algorithm for Trees
It turns out that when the ECC graph is a tree, we can solve the layer assignment problem optimally in linear time. It enables us to optimize a large portion an induced subtree of the ECC graph when it is not a tree as presented in the next section.
We de ne chu to be the set of child vertices of u and pau to be the parent o f u in the tree. Fo r a l a y er assignment on a tree, we de ne the cost for a layer assignment on a subtree rooted at u as COSTu = A u u + P v2chu Mu;v u; v + COSTv . This cost contains three parts: the layer assignment cost for u, the edge costs of edges between u and its children, and the costs of subtrees rooted at the children of u. W e de ne MCu i = min fCOSTu j u = i g , i.e., it gives the minimum cost for the subtree rooted at u under the condition that u is assigned to layer i. Note that MCu i for a leaf vertex u is simply Au i . For a non-leaf vertex u, when the layer of vertex u is xed to i, w e can optimize each subtree rooted at u's child independently. Therefore, MCv i can be Since K is a constant in our algorithm, we h a v e O j V j linear time algorithm for optimal K-layer layer assignment for trees. In practice, K = 2 to 5 for modern ICs, and usually less than 10 for most PCB MCM designs.
An E cient Heuristic for General Graphs
In general, the ECC graph of a layer assignment problem may not be a tree, but we can build a heuristic algorithm by optimizing a sequence of subproblems in it. If we c hoose a subset S of the vertices in the ECC graph G and x the layer assignments for the vertices outside of S, the original layer assignment problem is reduced to the layer assignment for S. Since we need to consider all the edges among vertices in S which are originally in G, w e need to consider the subgraph induced by S. The To extend our K-LAT algorithm to an induced subtree, we simply add the costs of the edges between a tree vertex v and the adjacent non-tree vertices to the layer cost Av for v, so that the layer cost for each tree vertex will also include the costs due to its relations with its non-tree neighbors. Then we can apply K-LAT algorithm directly on the induced subtree. The resulting algorithm is called K-LATI K-LAT for Induced subtrees.
Because K-LAT is optimal, K-LATI is also optimal. We have the following corollary: In order to take advantage of K-LATI algorithm, we need to nd a sequence of large induced subtrees so that the whole graph is covered by these subtrees.
Our induced subtree nding algorithm starts with an arbitrary vertex r and nds a maximal induced subtree rooted at r. Given an initial feasible layer assignment solution with the ECC graph G, our heuristic algorithm contains several passes. In each pass, we c o v er G with a set of maximal induced subtrees computed by the FMIST algorithm, and apply K-LATI algorithm to get the optimal layer assignment for these maximal induced subtrees one by one. If there is cost reduction in the current pass, we start another pass. Otherwise, we stop the program. In practice, we observe that the FMIST program is able to nd very large induced subtrees 11-38 of the entire graph. Therefore, our algorithm is able to optimize a large portion of the layout each time. Our heuristic algorithm is summarized as below. In each pass, each v ertex will appear in at least one and possibly several induced subtree. j , where P is number of passes and V P is the set of subtrees found in each pass. In practice, we observed that P is usually two or three.
ALGORITHM: K-LAGK-layer
The choice of scheduler can be very exible and we m a y use di erent heuristics to choose the next unmarked vertex. In our implementation, we simply choose the rst unmarked vertex in the vertex list.
Experimental Results
We h a v e implemented K-LAG algorithm for the K-layer constrained via minimization problem using C++. We use the routing solutions generated by the V4R router 13 to test our algorithms. Stacked vias are not allowed except for the distribution vias which bring the terminals to their proper routing layers. Test cases mcc1 and mcc2 are industrial MCM designs provided by MCC. In particular, mcc2 is a supercomputer with 37 VHSIC gate arrays. For further information on these test examples, please refer to 13 .
The experimental results reported here were done on an HP9000 workstation with 160M of memory. T able 1 shows the results obtained by K-LAG algorithm. 2 For all examples, our algorithm consistently nds induced subtrees of large portions of the whole graph. The average subtree sizes are between 11 and 38 of the whole graph.
We can see that for all test cases the via reductions are above 12. This is a signi cant reduction: V4R has very low usage of vias in general, as each t w o terminal net is routed using no more than four vias in V4R. In fact, it was shown in 13 that the average number of vias used by V4R is only 2.5 vias per two-terminal nets. Table 2 shows the accumulated reductions of K-LAG. We can nd that most of the reductions were done in the rst few runs of K-LATI. This shows that the convergence of K-LAG is fast.
We h a v e also used an industrial gridless maze based channel router to obtain a 3-layer gridless routing solution of Deutsch's di cult example 17 and applied K-LAG t o i t under the restriction that each terminal must originate from the middle layer and the vias at the terminal locations need to be counted as well. We reduced 13 out of 325 vias. The reduction is modest since the layout is very compact and we only allow via candidate points on the intersections of horizontal and vertical wire segments. Table 2 : Accumulated numbers of via reduction after the rst 10 trees and each pass.K-LAG algorithm converges for test1, test3, and mcc1 in the rst two passes 6 
Conclusion
We h a v e i n troduced the notation of an ECC graph to represent the layer assignment problem in multi-layer gridless layout. We showed how to use the ECC graph to represent the layer assignment problem for via minimization. We h a v e developed linear time optimal layer assignment algorithms K-LAT and K-LATI for a tree or an induced subtree of the ECC graph. Our experimental results show that K-LAG algorithm consistently nds many large induced subtrees in the ECC graph, and achieves signi cant via reduction compared to the results of the V4R router, which is known to have l o w usage of vias. Moreover, our K-LAG algorithm scales well to handle very large multi-layer gridless layout. Currently, w e are extending our work to delay and cross-talk minimization.
